


# 400GBASE-SR8 OSFP PAM4 850nm 100m MTP/MPO MMF Transceiver

OSFP-SR8-400G



## Application

- Data Center Interconnect
- 400G Ethernet
- Infiniband Interconnects
- Enterprise Networking

## Features

- Maximum Power Consumption 12W
- MPO-16 Connector
- Up to 100m Transmission on Multi-mode Fiber (MMF) OM3 with FEC
- Operating Case Temperature: 0 to 70°C
- 8 Parallel Lanes on 850nm Center Wavelength
- 8x53.125Gb/s Electrical Interface (400GAUI-8)
- Data Rate 53.125Gbps (PAM4) per Channel
- RoHS Compliant
- OSFP MSA Compliant
- Compliant to IEEE 802.3bs Specification

## Description

The 400GBASE-SR8 OSFP transceiver supports up to 100m link lengths over multimode fiber (MMF) with MTP/MPO-16 connector. This transceiver is compliant with OSFP MSA, IEEE 802.3bs protocol and 400GAUI-8 standards. The 400 Gigabit Ethernet signal is carried over eight wavelengths. Multiplexing and demultiplexing of the eight wavelengths are managed within the device. It is suitable for 400G Ethernet, Data Center and Cloud Networks.

## Product Specifications

### I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
<b>Storage Temperature Range</b>	$T_S$	-40	85	°C
<b>Operating Temperature</b>	$T_{OP}$	0	70	°C
<b>Power Supply Voltage</b>	$V_{CC}$	-0.5	3.6	V
<b>Relative Humidity(Non-Condensation)</b>	RH	0	85	%

### II. Operating Environment

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Operating Case Temperature</b>	$T_{OP}$	0		70	°C	
<b>Power Supply Voltage</b>	$V_{CC}$	3.135	3.3	3.465	V	
<b>Data Rate, Each Lane(PAM4)</b>			26.5625		GBd	
<b>Data Rate Accuracy</b>		-100		100	ppm	
<b>Pre-FEC Bit Error Ratio</b>				$2.4 \times 10^{-4}$		
<b>Post-FEC Bit Error Ratio</b>				$1 \times 10^{-12}$		1
<b>Link Distance with OM3</b>	D	0.5		100	m	2

Notes:

1. FEC provided by host system.
2. FEC required on host system to support maximum distance.

### III. Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Power Consumption</b>				12	W	
<b>Supply Current</b>	$I_{CC}$			3.63	A	
<b>Transmitter</b>						
<b>Signaling Rate, Each Lane</b>	TP1	26.5625 ± 100ppm			GBd	
<b>Differential pk-pk Input Voltage Tolerance</b>	TP1a	900			mVpp	1
<b>Differential Termination Mismatch</b>	TP1			10	%	
<b>Differential Input Return Loss</b>	TP1	IEEE802.3-2015Equation (83E-5)			dB	
<b>Differential to Common Mode Input Return Loss</b>	TP1	IEEE802.3-2015Equation (83E-6)			dB	
<b>Module Stressed Input Test</b>	TP1a	See IEEE 802.3bs 120E.3.4.1				2
<b>Single-ended Voltage Tolerance Range(Min)</b>	TP1a	-0.4 to 3.3			V	
<b>DC Common Mode Input Voltage</b>	TP1	-350		2850	mV	3

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Receiver</b>						
<b>Signaling Rate, Each Lane</b>	TP4	26.5625 ± 100ppm			GBd	
<b>Differential Peak-to-Peak Output Voltage</b>	TP4			900	mVpp	
<b>AC Common Mode Output Voltage, RMS</b>	TP4			17.5	mV	
<b>Differential Termination Mismatch</b>	TP4			10	%	
<b>Differential Output Return Loss</b>	TP4	IEEE802.3-2015Equation(83E-2)				
<b>Common to Differential Mode Conversion Return Loss</b>	TP4	IEEE802.3-2015Equation(83E-3)				
<b>Transition Time, 20% to 80%</b>	TP4	9.5			ps	
<b>Near-end Eye Symmetry Mask Width(ESMW)</b>	TP4		0.265		UI	
<b>Near-end Eye Height, Differential</b>	TP4	70			mV	
<b>Far-end Eye Symmetry Mask Width(ESMW)</b>	TP4		0.2		UI	
<b>Far-end Eye Height, Differential</b>	TP4	30			mV	
<b>Far-end Pre-cursor ISI Ratio</b>	TP4	-4.5		2.5	%	
<b>Common Mode Output Voltage(Vcm)</b>	TP4	-350		2850	mV	3

## Notes:

1. With the exception to IEEE 802.3bs 120E.3.1.2 that the pattern is PRBS31Q or scrambled idle.
2. Meets BER specified in IEEE 802.3bs 120E.1.1.
3. DC common mode voltage generated by the host. Specification includes effects of ground offset voltage.

## IV. Optical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Transmitter</b>						
<b>Center Wavelength</b>	$\lambda_c$	840	850	860	nm	
<b>Data Rate, Each Lane</b>		26.5625 ± 100ppm			GBd	
<b>Modulation Format</b>		PAM4				
<b>RMS Spectral Width(Modulated)</b>	$\Delta\lambda_{rms}$			0.6	nm	
<b>Average Launch Power, Each Lane</b>	PAVG	-6.5		4	dBm	1
<b>Outer Optical Modulation Amplitude (OMA<sub>outer</sub>), Each Lane</b>	POMA	-4.5		3	dBm	2
<b>Launch Power in OMA<sub>outer</sub> Minus TDECQ, Each Lane</b>		-5.9			dB	
<b>Transmitter and Dispersion Eye Clouser for PAM4, Each Lane</b>	TDECQ			4.5	dB	
<b>Extinction Ratio</b>	ER	3			dB	
<b>Optical Return Loss Tolerance</b>	TOL			12	dB	
<b>Average Launch Power of OFF Transmitter, Each Lane</b>	P <sub>off</sub>			-30	dBm	
<b>Encircled Flux</b>		≥86%at19μm≤30%at4.5μm				

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Receiver</b>						
<b>Center Wavelength</b>	$\lambda_c$	840	850	860	nm	
<b>Data Rate, Each Lane</b>		26.5625 ± 100ppm			GBd	
<b>Modulation Format</b>		PAM4				
<b>Damage Threshold, Each Lane</b>	TH <sub>d</sub>	5			dBm	3
<b>Average Receive Power, Each Lane</b>		-7.9		4	dBm	4
<b>Receive Power(OA<sub>outer</sub>), Each Lane</b>				3	dBm	
<b>Receiver Sensitivity(OA<sub>outer</sub>), Each Lane</b>	SEN			-6.5	dBm	5
<b>Stressed Receiver Sensitivity(OA<sub>outer</sub>), Each Lane</b>	SRS			-3	dBm	6
<b>Receiver Reflectance</b>	R <sub>R</sub>			-12	dB	
<b>LOS Assert</b>	LOS <sub>A</sub>	-30			dBm	
<b>LOS De-assert</b>	LOS <sub>D</sub>			-12	dBm	
<b>LOS Hysteresis</b>	LOS <sub>H</sub>	0.5			dB	

## Notes:

1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
2. Even if the TDECQ < 1 dB, the OA<sub>outer</sub> (min) must exceed the minimum value specified here.
3. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level.
4. Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
5. Receiver Sensitivity OA<sub>outer</sub>, each lane (max) is informative and is defined for a BER of 2.4x10<sup>-4</sup>.
6. Measured with conformance test signal at receiver input for the BER of 2.4x10<sup>-4</sup>.
7. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

## V. Digital Diagnostic Monitor Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
<b>Temperature Monitor Absolute Error</b>	DMI_Temp	-3	3	degC	Over operating temperature range
<b>Supply Voltage Monitor Absolute Error</b>	DMI_VCC	-0.1	0.1	V	Over full operating range
<b>Channel RX Power Monitor Absolute Error</b>	DMI_RX_Ch	-2	2	dB	1
<b>Channel Bias Current Monitor</b>	DMI_Ibias_Ch	-10%	10%	mA	
<b>Channel TX Power Monitor Absolute Error</b>	DMI_TX_Ch	-2	2	dB	1

Notes:

1. Due to measurement accuracy of different fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.

## VI. Pin Configuration




Figure 1: Pin out of Connector Block on Host Board

## VII. Transceiver Pin Descriptions

Pin No.	Symbol	Description	Logic	Direction	Plug Sequence
1	GND		Ground		1
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3
4	GND		Ground		1
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3
7	GND		Ground		1
8	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3
10	GND		Ground		1
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3
13	GND		Ground		1
14	SCL	2-wire Serial Interface Clock	LVC MOS-I/O	Bi-directional	3
15	V <sub>CC</sub>	+3.3V Power		Power from Host	2
16	V <sub>CC</sub>	+3.3V Power		Power from Host	2
17	LPWn/PRSn	Low-Power Mode/Module Present	Multi-Level	Bi-directional	3
18	GND		Ground		1
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3



Pin No.	Symbol	Description	Logic	Direction	Plug Sequence
<b>21</b>	GND		Ground		1
<b>22</b>	RX5n	Receiver Data Inverted	CML-O	Output to Host	3
<b>23</b>	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>24</b>	GND		Ground		1
<b>25</b>	RX3n	Receiver Data Inverted	CML-O	Output to Host	3
<b>26</b>	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>27</b>	GND		Ground		1
<b>28</b>	RX1n	Receiver Data Inverted	CML-O	Output to Host	3
<b>29</b>	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>30</b>	GND		Ground		1
<b>31</b>	GND		Ground		1
<b>32</b>	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>33</b>	RX2n	Receiver Data Inverted	CML-O	Output to Host	3
<b>34</b>	GND		Ground		1
<b>35</b>	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>36</b>	RX4n	Receiver Data Inverted	CML-O	Output to Host	3
<b>37</b>	GND		Ground		1
<b>38</b>	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3
<b>39</b>	RX6n	Receiver Data Inverted	CML-O	Output to Host	3
<b>40</b>	GND		Ground		1

Pin No.	Symbol	Description	Logic	Direction	Plug Sequence
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3
43	GND		Ground		1
44	INT/RSTn	Module Interrupt/Module Reset	Multi-Level	Bi-directional	3
45	V <sub>CC</sub>	+3.3V Power		Power from Host	2
46	V <sub>CC</sub>	+3.3V Power		Power from Host	2
47	SDA	2-wire Serial Interface Data	LVC MOS-I/O	Bi-directional	3
48	GND		Ground		1
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
51	GND		Ground		1
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
54	GND		Ground		1
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
57	GND		Ground		1
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
60	GND		Ground		1

### VIII. Block Diagram of Transceiver




Figure 2

### IX. Mechanical Dimensions




Figure 3


## Test Center

### I. Compatibility Testing

Each fiber optical transceiver has been tested in host device on site in FS Assured Program to ensure full compatibility with over 200 vendors.



Cisco Catalyst C9500-24Y4C



Cisco MS425-16



Brocade VDX 6940-144S



Dell EMC Networking Z9100-ON



Force@tm S60-44T



HUAWEI S6720-30L-HI-24S

Above is part of our test bed network equipment. For more information, please click the Test Bed PDF. It will be updated in real time as we expand our portfolio.


## II. Performance Testing

Each fiber optical transceiver has been fully tested in FS Assured Program equipped with world's most advanced analytical equipment to ensure that our transceivers work perfectly on your device.

### 1. TX/RX Signal Quality Testing

Equipped with the all-in-one tester integrated 4ch BERT & sampling oscilloscope, and variable optical attenuator to ensure the input and output signal quality.

- Eye Pattern Measurements: jitter, Mask Margin, etc
- Average Output Power
- OMA
- Extinction Ratio
- Receiver Sensitivity
- BER Curve



### 2. Reliability and Stability Testing

Subject the transceivers to dramatic changes in temperature on the thermal shock chamber to ensure reliability and stability of the transceivers.

- Commercial: 0 °C to 70 °C
- Extended: -5 °C to 85 °C
- Industrial: -40 °C to 85 °C



### 3. Transfer Rate and Protocol Testing

Test the actual transfer data rate and the transmission ability under different protocols with Network Master Pro.


- Ethernet
- Fibre Channel
- SDH/SONET
- CPRI



### 4. Optical Spectrum Evaluation

Evaluate various important parameters with the Optical Spectrum Analyzer to meet the industry standards.

- Center Wavelength, Level
- OSNR
- SMSR
- Spectrum Width



## Order Information

Part Number	Description
QSFDD-SR8-400G	QSFP-DD 400GBASE-SR8 850nm 100m Transceiver
OSFP-SR8-400G	OSFP 400GBASE-SR8 850nm 100m Transceiver
QDD-DR4-400G-Si	QSFP-DD 400GBASE-DR4 1310nm 500m Silicon Photonics Transceiver
QSFDD-XDR4-400G	QSFP-DD 400GBASE-DR4+ 1310nm 2km Transceiver
QSFDD-FR4-400G	QSFP-DD 400GBASE-FR4 1310nm 2km Transceiver
QSFDD-LR4-400G	QSFP-DD 400GBASE-LR4 1310nm 10km Transceiver
QSFDD-LR8-400G	QSFP-DD 400GBASE-LR8 1310nm 10km Transceiver
QSFDD-PLR4-400G	QSFP-DD 400GBASE-PLR4 1310nm 10km Transceiver
QSFDD-ER8-400G	QSFP-DD 400GBASE-ER8 QSFP-DD PAM4 1310nm 40km Transceiver



 <https://www.fs.com>



The information in this document is subject to change without notice. FS has made all efforts to ensure the accuracy of the information, but all information in this document does not constitute any kind of warranty.