OSFP 800GBASE-2FR4 1310nm 2km Transceiver

OSFP800-2FR4-A2



Application

- 800G Ethernet
- 2x 400GBASE-FR4
- Data Center
- Cloud Networks

Features

- Compliant with IEEE 802.3cu-2021 2x400GBASE-FR4 Optical Interface
- Compliant with IEEE P802.3ck D2.2 2x400GAUI-4 C2M Electrical Interface
- Compliant with QSFP-DD CMIS Rev
 5.0
- Dual LC Connector
- Single +3.6V Power Supply
- DDM Function Implemented
- Hot-pluggable OSFP Form Factor
 Up to 2km Transmission on Single Mode Fiber
- Maximum Power Consumption 16w
- Class 1 Laser Safety
- Operating Temperature Range: 0°C ~ +70 °C

Description

The 800GBASE-2FR4 OSFP Optical Transceiver Module is designed for 800GBASE Ethernet throughput up to 2km over singlemode fiber (SMF) with duplex LC connectors. The 800 Gigabit Ethernet signal is carried over four wavelengths at 1271, 1291, 1311, 1331 nm. This transceiver is compliant with IEE802.3ck, IEEE 802.3cu, OSFP MSA. The built-in digital diagnostics monitoring (DDM) allows access to real-time operating parameters. It is suitable for 800G Ethernet, Breakout 2x 400G FR4, Data Center, Cloud Networks.

Product Specifications

I. Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Storage Temperature Range	TS	-40	85	٥C
Supply Voltage	VCC	-0.5	3.6	V
Relative Humidity (non-condensing)	RH	5	95	%
Data Input Voltage Differential	IVDIP-VDINI		1	V
Control Input Voltage	VI	-0.3	VCC+0.5	V
Control Output Current	Ю	-20	20	mA

II. Recommended Operating Conditions

Parameter	Symbol	Min	Тур.	Мах	Unit	Notes
Operating Case Temperature	TOPR	0		70	٥C	
Power Supply Voltage	VCC	3.135	3.3	3.465	V	
Instantaneous peak current at hot plug	ICC_IP				mA	
Sustained peak current at hot plug	ICC_SP				mA	
Maximum Power Dissipation	PD			16	W	

Maximum Power Dissipation, Low Power Mode	PDLP				W	
Signalling Speed per Lane	DRL		53.125		GBd	
Control Input Voltage High	VIH	VCC*0.7		VCC+0.3	V	
Control Input Voltage Low	VIL	-0.3		VCC*0.3	V	
Two Wire Serial Interface Clock Rate				400	kHz	
Power Supply Noise 1 kHz - 1 MHz (p-p)				66	mVpp	
Operating Distance		2		2000	m	

III. Optical Characteristics

Parameter	Symbol	Min	Тур.	Мах	Unit	Notes
	LO	1264.5	1271	1277.5	nm	
Wavelength Assignment	L1	1284.5	1291	1297.5	nm	
wavelength Assignment	L2	1304.5	1311	1317.5	nm	
	L3	1324.5	1331	1337.5	nm	

Transmitter (per Lane)

Side Mode Suppression Ratio	SMSR	30		dB	
Total average launch power (max)	AOPT		10.4		
Average Launch Power, each lane	AOPL	-3.2	4.4	dBm	1
Outer Optical Modulation Amplitude (OMAouter), each Lane for TDECQ <1.4 dB for 1.4 dB ≤TDECQ ≤3.4 dB	ТОМА	-0.2 -1.6 + TDECQ	3.7	dBm	
Difference in launch power between any two lanes (OMAouter) (max)	AOPd		3.9	dB	
Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each lane	TDECQ		3.4	dB	

TDECQ – TECQ				2.5	dB	
Over/under-shoot				22	%	
Transmitter power excursion				1.8	dBm	
Average Launch Power of OFF Transmitter, each lane	TOFF			-16	dBm	
Extinction Ratio	ER	3.5			dB	
Transmitter transition time (max)	Tr			17	ps	
RIN17.10MA (max)	RIN			-136	dB/Hz	
Optical Return Loss Tolerance	ORL			17.1	dB	
Transmitter Reflectance	TR			-26	dB	2
	Recei	iver (Per l	ane)			
Damage Threshold, each Lane	AOPD	5.4			dBm	
Average Receive Power, each Lane	AOPR	-7.2		4.4	dBm	
Receive Power (OMAouter), each Lane	OMAR			3.7	dBm	
Difference in receive power between any two lanes (OMAouter) (max)	AOPg			4.1		
Receiver Reflectance	RR			-26	dB	
Receiver sensitivity (OMAouter), each lane for TECQ < 1.4 dB for 1.4 dB≤ TECQ ≤3.4 dB	SOMA			-4.6 -6 + TECQ	dBm	
Stressed Receiver Sensitivity (OMAouter), each Lane	SRS			-2.6	dBm	3
Conditions of stressed receiver sensitiv	vity test:					
Stressed eye closure for PAM4 (SECQ), lane under test			3.4		dB	
OMAouter of each aggressor lane			1.4		dBm	

Notes:

1: Average launch power, each lane (min) is informative and not the principal indicator of signal strength

2: Transmitter reflectance is defined looking into the transmitter

3./Measured with conformance test signal at TP3 for the BER = 2.4x10-4

IV. Electrical Characteristics(compliant with IEEE P802.3ck C2M))

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
	Transmitt	er (per Lane)				
Differential pk-pk input Voltage tolerance (TP1a)		900			mV	
AC common-mode RMS voltage tolerance (TP1a)		25			mV	
Differential to common-mode return loss	RLcd	802	2.3ck 120G-2		dB	
Effective return loss, ERL	ERL	8.5			dB	
Differential termination mismatch				10	%	
Single-ended voltage tolerance range		-0.4		3.3	V	
DC common-mode voltage tolerance		-0.35		2.85	V	
Receiver (per Lane)						
AC common-mode output Voltage (RMS)				25	mV	
Differential peak-to-peak output voltage ShortmodeLongmode				600900	mV mV	
Eye height, differential	EH	15			mV	
Vertical eye closure	VEC			12	dB	
Common-mode to differential return loss	RLDc	802	2.3ck 120G-1		dB	
Effective return loss, ERL	ERL	8.5			dB	
Differential termination mismatch				10	%	
Transition time (20% to 80%)		8.5			ps	
DC common-mode voltage		-350		2850	mV	

V. Principle Diagram




Figure 1. Pinout definitions of OSFP module inputs/outputs



VI. Pin Description

PIN	Symbol	Description	Logic	Note
1	GND	Ground		
2	TX2p	Transmitter Data Non-Inverted	CML-I	
3	TX2n	Transmitter Data Inverted	CML-I	
4	GND	Ground		
5	TX4p	Transmitter Data Non-Inverted	CML-I	
6	TX4n	Transmitter Data Inverted	CML-I	
7	GND	Ground		
8	ТХбр	Transmitter Data Non-Inverted	CML-I	
9	TX6n	Transmitter Data Inverted	CML-I	
10	GND	Ground		
11	TX8p	Transmitter Data Non-Inverted	CML-I	
12	TX8n	Transmitter Data Inverted	CML-I	
13	GND	Ground		
14	SCL	2-wire Serial interface clock	LVCMOS-I/O	
15	VCC	+3.3V Power		
16	VCC	+3.3V Power		
17	LPWn/P RSn	Low-Power Mode / Module Present	Multi-Level	
18	GND	Ground		
19	RX7n	Receiver Data Inverted	CML-O	
20	RX7p	Receiver Data Non-Inverted	CML-O	
21	GND	Ground		

22RKSnReceiver Data InvertedCML-023RKSpReceiver Data InvertedCML-024GNDGroundCML-025RK3nReceiver Data InvertedCML-026RK3pReceiver Data InvertedCML-027GNDGroundCML-028RK1nReceiver Data InvertedCML-029RK1pReceiver Data InvertedCML-030GKDGroundCML-031GNDGroundCML-032RK2pReceiver Data InvertedCML-034GNDGroundCML-035RK4pReceiver Data InvertedCML-036RK4pReceiver Data InvertedCML-037GNDGroundCML-038RK4pReceiver Data InvertedCML-039RK4pReceiver Data InvertedCML-031GNDGroundCML-033RK6pReceiver Data InvertedCML-034GNDGroundCML-035RK4pReceiver Data InvertedCML-036RK6pReceiver Data InvertedCML-037GNDGroundCML-048RN6Receiver Data InvertedCML-049RK6pReceiver Data InvertedCML-041RK8pReceiver Data InvertedCML-042RK8pReceiver Data InvertedCML-043GNDGroundCML-044INT/RS				
24GNDGroundCML-025RX3nReceiver Data Non-InvertedCML-026RX3pReceiver Data Non-InvertedCML-027GNDGroundCML-028RX1nReceiver Data Non-InvertedCML-029RX1pReceiver Data Non-InvertedCML-030GNDGroundCML-031GNDGroundCML-033RX2pReceiver Data Non-InvertedCML-034GNDGroundCML-035RX4pReceiver Data Non-InvertedCML-036RX4nReceiver Data Non-InvertedCML-037GNDGroundCML-038RX4nReceiver Data Non-InvertedCML-039RX6nReceiver Data Non-InvertedCML-041RX8pReceiver Data Non-InvertedCML-042GNDGroundCML-043GNDGroundCML-044MX6pReceiver Data Non-InvertedCML-045KX6nReceiver Data Non-InvertedCML-046GNDGroundCML-047SDAZ-wire Serial InvertedCML-048GNDGroundCML-149TX7nTransmitter Data Non-InvertedCML-141GNDGroundCML-142SDAZ-wire Serial Interface dataLUCM OS-I/O43GNDGroundCML-144GNDGroundCML-145	22	RX5n	Receiver Data Inverted	CML-O
25RX3nReceiver Data Non-InvertedCML-026RX3pReceiver Data Non-InvertedCML-027GNDGroundCML-028RX1nReceiver Data Non-InvertedCML-030GNDGroundCML-031GNDGroundCML-032RX2pReceiver Data Non-InvertedCML-033GNDGroundCML-034GNDGroundCML-035RX2pReceiver Data Non-InvertedCML-036RX4pReceiver Data Non-InvertedCML-037GNDGroundCML-038RX4pReceiver Data Non-InvertedCML-039RX4nReceiver Data Non-InvertedCML-038RX6pReceiver Data Non-InvertedCML-041RX8pReceiver Data Non-InvertedCML-042GNDGroundCML-043GNDGroundCML-044INT/RSTnModule Interupt / Module ResetMulti- Level45VCC+3.3 V PowerLVCM OS-I/O46GNDGroundCML-147SDAC-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-149TX7nTransmitter Data Non-InvertedCML-141GNDGroundCML-142GNDGroundCML-143GNDGroundCML-144GNDGroundCML-145G	23	RX5p	Receiver Data Non-Inverted	CML-O
26RX3pReceiver Data Non-InvertedCML-O27GNDGround28RX1nReceiver Data InvertedCML-O29RX1pReceiver Data Non-InvertedCML-O30GNDGround31GNDGround32RX2pReceiver Data Non-InvertedCML-O33GNDGround34GNDGround35RX2pReceiver Data InvertedCML-O36GNDGround37GNDGround38RX4nReceiver Data InvertedCML-O39RX4nReceiver Data InvertedCML-O38RX8pReceiver Data InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGround41RX8pReceiver Data InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGround44INT/RSTnModule Interrupt, Module ResetMulti-Level45VCC+3.3V Power46GNDGround47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGround49TX7nTransmitter Data InvertedCML-149TX7nTransmitter Data InvertedCML-141GNDGround42SDA2-wire Serial Interface dataLVCM OS-I/O	24	GND	Ground	
27GNDGround28RX1nReceiver Data InvertedCML-O29RX1pReceiver Data InvertedCML-O30GNDGroundCML-O31GNDGroundCML-O32RX2pReceiver Data Non-InvertedCML-O33RX2nReceiver Data InvertedCML-O34GNDGroundCML-O35RX2nReceiver Data InvertedCML-O36RX1nReceiver Data InvertedCML-O37GNDGroundCML-O38RX4nReceiver Data InvertedCML-O39RX4nReceiver Data InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V PowerCML-O46VCC+3.3V PowerCML-147SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-149TX7nTransmitter Data InvertedCML-141GNDGroundCML-142SDA2-wire Serial Interface dataLVCM OS-I/O43GNDGroundCML-144GNDGroundCML-145TX7n <td< td=""><td>25</td><td>RX3n</td><td>Receiver Data Inverted</td><td>CML-O</td></td<>	25	RX3n	Receiver Data Inverted	CML-O
28RX1nReceiver Data InvertedCML-O29RX1pReceiver Data InvertedCML-O30GNDGroundCML-O31GNDGroundCML-O32RX2pReceiver Data InvertedCML-O33RX2nReceiver Data InvertedCML-O34GNDGroundCML-O35RX4pReceiver Data InvertedCML-O36RX4pReceiver Data InvertedCML-O37GNDGroundCML-O38RX6pReceiver Data InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V PowerLVCM OS-I/O46VCC+3.3V PowerCML-I47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	26	RX3p	Receiver Data Non-Inverted	CML-O
29RX1pReceiver Data Non-InvertedCML-O30GNDGround31GNDGround32RX2pReceiver Data Non-InvertedCML-O33RX2nReceiver Data Non-InvertedCML-O34GNDGround35RX4pReceiver Data InvertedCML-O36RX4nReceiver Data InvertedCML-O37GNDGround38RX6pReceiver Data InvertedCML-O39RX6nReceiver Data InvertedCML-O41RX8pReceiver Data InvertedCML-O42RX6nReceiver Data InvertedCML-O43GNDGround44INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial InvertedCML-I48GNDGround49TX7nTransmitter Data InvertedCML-I41GNDGround42SDA2-wire Serial Interface dataLVCM OS-I/O43GNDGround44GNDGround45VCC+3.3V Power46GNDGround47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGround49TX7nTransmitter Data Non-InvertedCML-I <td< td=""><td>27</td><td>GND</td><td>Ground</td><td></td></td<>	27	GND	Ground	
30GNDGround31GNDGround32RX2pReceiver Data Non-InvertedCML-O33RX2nReceiver Data InvertedCML-O34GNDGroundCML-O35RX4pReceiver Data Non-InvertedCML-O36RX4nReceiver Data InvertedCML-O37GNDGroundCML-O38RX6pReceiver Data InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data InvertedCML-O42RX6nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V PowerLVCM OS-I/O46VCC+3.3V PowerCML-I47SDA2-wire Serial InvertedCML-I48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	28	RX1n	Receiver Data Inverted	CML-O
31GNDGround32RX2pReceiver Data Non-InvertedCML-033RX2nReceiver Data InvertedCML-034GNDGroundCML-035RX4pReceiver Data Non-InvertedCML-036RX4nReceiver Data Non-InvertedCML-037GNDGroundCML-038RX6pReceiver Data Non-InvertedCML-039RX6nReceiver Data Non-InvertedCML-040GNDGroundCML-041RX8pReceiver Data InvertedCML-042RX8nReceiver Data Non-InvertedCML-043GNDGroundCML-044INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V PowerLVCM OS-I/O46VCC+3.3V PowerLVCM OS-I/O48GNDGroundCML-149TX7nTransmitter Data InvertedCML-150TX7pTransmitter Data InvertedCML-151GNDGroundCML-152TX5nTransmitter Data InvertedCML-153TX5pTransmitter Data InvertedCML-1	29	RX1p	Receiver Data Non-Inverted	CML-O
32RX2pReceiver Data Non-InvertedCML-O33RX2nReceiver Data InvertedCML-O34GNDGroundCML-O35RX4pReceiver Data Non-InvertedCML-O36RX4nReceiver Data InvertedCML-O37GNDGroundCML-O38RX6pReceiver Data InvertedCML-O39RX6nReceiver Data Non-InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data Non-InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V PowerLVCM OS-I/O46VCC+3.3V PowerCML-I47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	30	GND	Ground	
33RX2nReceiver Data InvertedCML-034GNDGroundCML-035RX4pReceiver Data InvertedCML-036RX4nReceiver Data InvertedCML-037GNDGround	31	GND	Ground	
34GNDGroundC35RX4pReceiver Data Non-InvertedCML-036RX4nReceiver Data InvertedCML-037GNDGroundCML-038RX6pReceiver Data Non-InvertedCML-039RX6nReceiver Data InvertedCML-040GNDGroundCML-041RX8pReceiver Data Non-InvertedCML-042RX8nReceiver Data Non-InvertedCML-043GNDGroundCML-044INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V Power46VCC+3.3V PowerLVCM OS-I/O47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-150TX7nTransmitter Data InvertedCML-151GNDGroundCML-152TX5nTransmitter Data InvertedCML-153TX5pTransmitter Data InvertedCML-1	32	RX2p	Receiver Data Non-Inverted	CML-O
35RX4pReceiver Data Non-InvertedCML-O36RX4nReceiver Data InvertedCML-O37GNDGround38RX6pReceiver Data Non-InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data Non-InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGroundCML-I50TX7nTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	33	RX2n	Receiver Data Inverted	CML-O
36RX4nReceiver Data InvertedCML-O37GNDGround38RX6pReceiver Data Non-InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGroundCML-I50TX7pTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	34	GND	Ground	
37GNDGround38RX6pReceiver Data Non-InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data Non-InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti-Level45VCC+3.3V PowerIVCM OS-I/O46VCC+3.3V PowerIVCM OS-I/O47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-I50TX7pTransmitter Data InvertedCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	35	RX4p	Receiver Data Non-Inverted	CML-O
38RX6pReceiver Data Non-InvertedCML-O39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data InvertedCML-I51GNDGroundCML-I52TXSnTransmitter Data InvertedCML-I53STX5pTransmitter Data InvertedCML-I	36	RX4n	Receiver Data Inverted	CML-O
39RX6nReceiver Data InvertedCML-O40GNDGroundCML-O41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power-46VCC+3.3V Power-47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGround-49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data Non-InvertedCML-I51GNDGround-52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	37	GND	Ground	
40GNDGroundC41RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGround	38	RX6p	Receiver Data Non-Inverted	CML-O
A1RX8pReceiver Data Non-InvertedCML-O42RX8nReceiver Data InvertedCML-O43GNDGroundCML-O44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power	39	RX6n	Receiver Data Inverted	CML-O
42RX8nReceiver Data InvertedCML-O43GNDGround44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial Interface dataLVCM OS-I/O48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I50TX7pGroundCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	40	GND	Ground	
43GNDGround44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGroundCML-149TX7nTransmitter Data InvertedCML-150TX7pTransmitter Data InvertedCML-151GNDGroundCML-152TX5nTransmitter Data InvertedCML-153TX5pTransmitter Data InvertedCML-1	41	RX8p	Receiver Data Non-Inverted	CML-O
44INT/RSTnModule Interrupt / Module ResetMulti- Level45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGroundCML-I49TX7nTransmitter Data InvertedCML-I50TX7pGroundCML-I51GNDGroundCML-I52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	42	RX8n	Receiver Data Inverted	CML-O
45VCC+3.3V Power46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGround-49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data Non-InvertedCML-I51GNDGround-52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	43	GND	Ground	
46VCC+3.3V Power47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGround49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data Non-InvertedCML-I51GNDGround52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data InvertedCML-I	44	INT/RSTn	Module Interrupt / Module Reset	Multi- Level
47SDA2-wire Serial interface dataLVCM OS-I/O48GNDGround49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data Non-InvertedCML-I51GNDGround52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	45	VCC	+3.3V Power	
48GNDGroundCML-149TX7nTransmitter Data InvertedCML-150TX7pTransmitter Data Non-InvertedCML-151GNDGround	46	VCC	+3.3V Power	
49TX7nTransmitter Data InvertedCML-I50TX7pTransmitter Data Non-InvertedCML-I51GNDGround	47	SDA	2-wire Serial interface data	LVCM OS-I/O
50TX7pTransmitter Data Non-InvertedCML-I51GNDGround52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	48	GND	Ground	
51GNDGround52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	49	TX7n	Transmitter Data Inverted	CML-I
52TX5nTransmitter Data InvertedCML-I53TX5pTransmitter Data Non-InvertedCML-I	50	TX7p	Transmitter Data Non-Inverted	CML-I
53 TX5p Transmitter Data Non-Inverted CML-I	51	GND	Ground	
·	52	TX5n	Transmitter Data Inverted	CML-I
54 GND Ground	53	TX5p	Transmitter Data Non-Inverted	CML-I
	54	GND	Ground	

55	TX3n	Transmitter Data Inverted	CML-I
56	ТХ3р	Transmitter Data Non-Inverted	CML-I
57	GND	Ground	
58	TX1n	Transmitter Data Inverted	CML-I
59	TX1p	Transmitter Data Non-Inverted	CML-I
60	GND	Ground	

VII. Recommended OSFP Host Board Schematic





Figure 2. Recommended OSFP Host Board Schematic

VIII. Digital Diagnostics

Parameter	Range	Accuracy	Unit	Calibration
Temperature	0 to 70	±3	°C	Internal
Voltage	0 to VCC	0.1	V	Internal
Tx Bias Current (Each Lane)	0 to 100	10%	mA	Internal
Tx Output Power (Each Lane)	-3.2 to +4.4	±3	dB	Internal
Rx Receive Power (Each Lane)	-7.2 to +4.4	±3	dB	Internal
Temperature	0 to 70	±3	°C	Internal

IX. Mechanical Diagram



Test Center

I. Compatibility Testing

Each fiber optical transceiver has been tested in host device on site in FS Assured Program to ensure full compatibility with over 200 vendors.



Cisco Catalyst C9500-24Y4C



Cisco MS425-16



Brocade VDX 6940-144S



Dell EMC Networking Z9100-ON



Force[®]tm S60-44T



HUAWEI S6720-30L-HI-24S

Above is part of our test bed network equipment. For more information, please click the Test Bed PDF. It will be updated in real time as we expand our portfolio.

II. Performance Testing

Each fiber optical transceiver has been fully tested in FS Assured Program equipped with world's most advanced analytical equipment to ensure that our transceivers work perfectly on your device.



1. TX/RX Signal Quality Testing

Equipped with the all-in-one tester integrated 4ch BERT & sampling oscilloscope, and variable optical attenuator to ensure the input and output signal quality.

- Eye Pattern Measurements: Jitter, Mask Margin, etc
- Average Output Power
- OMA
- Extinction Ratio
- Receiver Sensitivity
- BER Curve

2. Reliability and Stability Testing

Subject the transceivers to dramatic changes in temperature on the thermal shock chamber to ensure reliability and stability of the transceivers.

- Commercial: 0 °C to 70 °C
- Extended: -5 °C to 85 °C
- Industrial: -40 °C to 85 °C





3. Transfer Rate and Protocol Testing


Test the actual transfer data rate and the transmission ability under different protocols with Network Master Pro.

- Ethernet
- Fibre Channel
- SDH/SONET
- CPRI

4. Optical Spectrum Evaluation

Evaluate various important parameters with the Optical Spectrum Analyzer to meet the industry standards.

- Center Wavelength, Level
- OSNR
- SMSR
- Spectrum Width



FS

Ordering Information

Part Number	Description
OSFP800-2FR4-A2	OSFP 800GBASE-FR4 1310nm 2km Transceiver



公





The information in this document is subject to change without notice. FS has made all efforts to ensure the accuracy of the information, but all information in this document does not constitute any kind of warranty.

Copyright © 2009-2022 FS.COM All Rights Reserved.